

Low Power Notebook LCD Panel EMI Reduction IC

FEATURES

- FCC approved method of EMI attenuation
- Generates a low EMI spread spectrum of the input clock frequency
- Optimized for frequency range:
P1727X: 20MHz to 40MHz
P1766X: 40MHz to 80MHz
- Internal loop filter minimizes external components and board space
- 8 different frequency deviations ranging from **+/-0.625% to -3.50%**
- Low inherent cycle-to-cycle jitter
- 3.3V operating voltage
- CMOS/TTL compatible inputs and outputs
- **Ultra low power** CMOS design
 TBD mA @3.3V, 54 MHz
 TBD mA @3.3V, 65 MHz
- Supports notebook VGA and other LCD timing controller applications
- Available in 8 pin SOIC and TSSOP
- Qualified for Industrial Temp Spec. (+85C)

PRODUCT DESCRIPTION

The P1727/66 is a versatile spread spectrum frequency modulator designed specifically for a wide range of clock frequencies. The P1727/66 reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream (clock and data dependent signals). The P1727/66 allows significant system cost savings by reducing the number of circuit board layers and shielding that are traditionally required to pass EMI regulations.

The P1727/66 modulates the output of a single PLL in order to “spread” the bandwidth of a synthesized clock, thereby decreasing the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most clock generators. Lowering EMI by increasing a signal’s bandwidth is called “spread spectrum clock generation”.

The P1727/66 uses the most efficient and optimized modulation profile approved by the FCC and is implemented by using a proprietary all-digital method.

APPLICATIONS

The P1727/66 is targeted towards notebook LCD displays, other displays using an LVDS interface, PC peripheral devices, and embedded systems.

Figure 1 – P1727/66 Pin Diagram




Figure 2 – P1727/66 Block Diagram




Table 1-Power Down Selection

PD#	Spread Spectrum	ModOut	PLL	Mode
0	N/A	Disabled	Disabled	Power Down
1	ON	Normal	Normal	Normal


Table 2 Frequency Deviation Selection

P/N	Deviation	P/N	Deviation
P1727/66A	-1.25%	P1727/66E	+/-0.625%
P1727/66B	-1,75%	P1727/66F	+/-0.875%
P1727/66C	-2.50%	P1727/66G	+/-1.25%
P1727/66D	-3.50%	P1727/66H	+/-1.75%

PIN DESCRIPTION

PIN #	Name	Type	Description
1	CLKIN	I	Connect to externally generated clock signal.
2	VDD	P	Connect to +3.3V
3	VSS	P	Ground Connection. Connect to system ground.
4	ModOut	O	Spread Spectrum Clock Output.
5	REF	I	Reference output.
6	N/C	N/C	No connect
7	N/C	N/C	No connect
8	PD#	I	Pull low to enable Power Down Mode. This pin has an internal pull-up resistor.

Figure 3 – P1727/66 Schematic for notebook VGA application





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V_{DD}, V_{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T_{STG}	Storage Temperature	-65 to +125	°C
T_A	Operating Temperature	0 to +70	°C

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit
V_{IL}	Input Low Voltage	GND – 0.3	-	0.8	V
V_{IH}	Input High Voltage	2.0	-	$V_{DD} + 0.3$	V
I_{IL}	Input Low Current (100 K Ω input pull-up resistor on inputs SR0, 1)	-	-	-35	μ A
I_{IH}	Input High Current (100 K Ω input pull-down resistor on input SSON)	-	-	35	μ A
I_{XOL}	XOUT Output Low Current (@ 0.4V, $V_{DD} = 3.3V$)	-	3	-	mA
I_{XOH}	XOUT Output High Current (@ 2.5V, $V_{DD} = 3.3V$)	-	3	-	mA
V_{OL}	Output Low Voltage ($V_{DD}=3.3V, I_{OL} = 20$ mA)	-	-	0.4	V
V_{OH}	Output High Voltage ($V_{DD}=3.3V, I_{OH} = 20$ mA)	2.5	-	-	V
I_{DD}	Static Supply Current Standby Mode	-	TBD	-	mA
I_{CC}	Dynamic Supply Current Normal Mode (3.3V and 10 pF loading)	TBD	TBD	TBD	mA
V_{DD}	Operating Voltage	TBD	3.3	TBD	V
t_{ON}	Power Up Time (First locked clock cycle after power up)	-	0.18	-	mS
Z_{OUT}	Clock Output Impedance	-	50	-	Ω

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit
f_{IN}	Input Frequency: P1727-X P1766-X	20 40	-	40 80	MHz
t_{LH} Note 1	Output Rise Time (measured at 0.8V to 2.0V)	0.7	0.9	1.1	ns
t_{HL} Note 1	Output Fall Time (measured at 2.0V to 0.8V)	0.6	0.8	1.0	ns
t_{JC}	Jitter (cycle to cycle)	-	-	TBD	ps
t_D	Output Duty Cycle	45	50	55	%

Note1: t_{LH} and t_{HL} are measured into a capacitive load of 15pF

Figure 6 – Mechanical Package Outline, (8 Pin SOIC)






Figure 7 – Mechanical Package Outline, (8 Pin TSSOP)





Ordering Information:

X 17XX X- 08 XX



Example:

ORDERING INFORMATION

Ordering Number	Marking	Package Type	Qty. / Reel	Temperature
P1727/66X-08ST	P1727/66X	8 PIN SOIC, TUBE		0°C TO 70°C
P1727/66X-08SR	P1727/66X	8 PIN SOIC, TAPE & REEL	2,500	0°C TO 70°C
P1727/66X-08TT	P1727/66X	8 PIN TSSOP, TUBE		0°C TO 70°C
P1727/66X-08TR	P1727/66X	8 PIN TSSOP, TAPE & REEL	2,500	0°C TO 70°C

"Licensed under U.S. Patent Nos. 5,488,627 and 5,631,920"